Abstract-Techniques for removing the back substrate of SOI devices are described for both packaged devices and devices at the die level. The use of these techniques for microbeam, heavyion, and laser testing are illustrated.
I. INTRODUCTION
The thick overlayers of today's IC technologies make laser and low-energy heavy-ion and proton SEE characterization from the frontside problematic. For example, the overlayers can attenuate the low-energy ions incident on an IC during ion microbeam SEU characterization. This is especially true for advanced IC technologies that can utilize many layers of metallization. Flip-chip packaging can also limit access to the top side of the die and make SEU characterization extremely difficult. Indeed, several techniques have been developed to thin bulk silicon devices for backside irradiation, including mechanical lapping, chemical etching, and laser ablation [1] - [4] . Recently, work has been performed investigating SEE and charge collection on silicon-on-insulator (SOI) devices with the back substrate removed [5] - [8] . Even though techniques for etching the substrates have been outlined, there are numerous practical issues that must be overcome to successfully etch devices without degrading their electrical characteristics.
In this work, we describe a variety of different techniques for removing the back substrates of SOI devices. Techniques applicable to packaged parts and bare IC die are described. Lessons learned and the benefits and tradeoffs of the different techniques are discussed. Techniques found to reliably remove the back silicon substrate and techniques that did not work as well will be described. Finally, applications of removing the back substrate for SEE characterization are illustrated using microbeam measurements.
II. GENERAL EXPERIMENTAL DETAILS
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All authors are with Sandia National Laboratories, Albuquerque, NM 87185 USA (email: shaneymr@sandia.gov). give the etched devices structural integrity once the silicon substrates were removed. The silicon etch was performed using an Xetch e1 T M series XeF 2 etch tool. A picture of the etch tool is shown in Figure 1 . This tool uses vapor phase XeF 2 to selectively etch silicon compared to silicon dioxide. The silicon etch rate was approximately 5 μm per minute with a selectivity to the buried silicon dioxide of approximately 500:1. This silicon etch rate is load dependent and varies based on the sample size. Prior to etching the silicon, it is important to remove any oxide on the surface of the silicon. This can be done by using a reactive ion etch consisting of a 60 second oxygen clean followed by a 60 second oxide etch.
During the initial XeF 2 etch process development cycle, it was found that a significant amount of residual contamination was being left behind on the buried oxide surface, as shown in Figure 2 . Figure 3 shows the energy-dispersive x-ray Residual contamination remaining on buried oxide after silicon substrate has been removed using a a XeF 2 etch. spectroscopy (EDS) analysis for a contaminated area. The EDS spectrum was taken at 20 keV with a 1.4 nA beam current (a sufficient energy to see high Z elements). The analysis shows that this residual contamination has a high intensity of gold. It is speculated that this gold came from exposed gold on the packages or PC boards (from the metal leads and traces) that was being sputtered onto the etched areas, leaving behind large areas of contamination on the buried oxide of the ICs. Note that EDS spectra taken in areas without the residual contamination (not shown) showed only a very small trace of gold. This gold contamination can be mitigated by covering all surface areas (except the areas to be etched) as much as practical with kapton tape. With the kapton tape, gold contamination was significantly reduced, but some residual material can still remain on the buried oxide surface after etching. The cause and nature of this residual material is presently not known, however based on initial test results it does not appear that this residual material is thick enough to affect laser, heavy-ion broadbeam, or microbeam characterization.
Another important issue is that the XeF 2 etch tends to etch from the outside of the die to the center as shown in Figure 4 . Care must be taken to develop a XeF 2 etch process with a high Si to SiO 2 selectivity to ensure the etch does not go through the buried oxide at the edges of the die before all of the silicon substrate is removed from the center of the die. An example of an over etched die is shown in Figure 5 . In this picture, the "HO" pattern is the active silicon islands that make up the memory cells in a 1-Mbit SRAM. Note that there should be a uniform pattern of "HO" across the entire photograph. The fact that part of the "HO" pattern is missing indicates that the XeF 2 etch made it through the buried oxide and attacked the active silicon islands. While a high selectivity will reduce the possibility of the XeF 2 etch making it through the buried oxide before all of the backside silicon is removed, one could also reduce this possibility by first thinning the backside substrate using other techniques (e.g., grinding or mechanical lapping) before trying to remove the remaining silicon with a XeF 2 etch. The devices used in this work were fabricated in Sandia's CMOS7 3.3-V partially-depleted 0.35-μm radiation-hardened silicon-on-insulator (SOI) technology [9] . This technology is manufactured using SOI wafers from SOITEC with a buried oxide (BOX) thickness of 200 nm. The nominal gate length is 0.35 μm/0.45 μm for n-and p-channel transistors, respectively. The technology has a gate oxide thickness of 7 nm. In addition, a single n-type polysilicon layer and up to five levels of AlCu metallization are used in the technology. This technology nominally uses n-channel BUSFET transistors [10] and a hardened shallow trench isolation process for total dose hardening. In a BUSFET transistor, the source regions extend only part way through the top silicon island. P-channel transistors use a conventional design with body ties at each end of the gate region. Lightly-doped polysilicon SEU feedback resistors are used to improve SEU immunity. Prior to etching, the back silicon substrate thickness is 675 μm, the top silicon layer thickness (before device processing) is 270 nm, and the buried oxide thickness is 200 nm.
Several types of devices were used to evaluate the etching techniques, including both diodes and ICs. The diodes were specially designed large area diodes for charge collection studies. There are four diodes on a test die and each diode has an area of 600 × 600 μm 2 . Several different types of ICs were etched. They included a 1-Mbit SRAM and a shift register test structure consisting of 3000 D-flip-flops (DFF). Most of these ICs have relatively large areas. For example, the 1-Mbit SRAM has an area of 8.9 × 9.3 mm 2 .
III. TECHNIQUES FOR PACKAGED DEVICES
Several combinations of etching, packaging, grinding and polishing were explored for removing the back substrate. In one approach, devices were first mounted in ceramic DIP packages with the active area of the IC facing up. The top package cavity was filled with non-conducting epoxy, and then the backs of the packages were mechanically ground and polished to expose the back silicon substrates. Note Crack Fig. 6 . Back substrate after grinding and before substrate removal. Fig. 7 . Photograph of the diodes after removal of the back substrate using the mechanical grinding/polishing process.
that the grinding and polishing process also removes part of the package itself. For the DIP packages used in this work, approximately half of the package was removed by the grinding and polishing process. After exposing the back substrates, the back substrates were removed using the XeF 2 etch. The etched packages were then soldered to PC boards.
In theory, this procedure should be ideal for preparing commercial ICs, including ball grid array ICs, for backside characterization. However, several problems were encountered with this procedure. Figure 6 is a photograph of the back surface of an IC after mechanical grinding and polishing. After the mechanical grinding and polishing process used to expose the backside of the die, very thin microcracks were observed on the back substrates ( Figure 6 ). It is believed that these microcracks were introduced during the mechanical grinding and polishing process (no cracks were observed on die that had not been ground and polished). When the back substrates were removed by the XeF 2 etch, it was found that the active silicon islands were removed. This could be the result of significant overetching along the cracks. Figure 7 is a photograph of a section of the die after removal of the back substrate. The photograph shows four diodes. Two of the diodes were functionally good with no apparent damage. These two diodes are the diodes on the left side of the photograph. The images of these diodes reveal very smooth surfaces, as should be observed if the silicon etch evenly removed the back substrate. The other two diodes on the right side of the photograph were non functional (open circuits). The images of these diodes reveal non-uniform patterns on the back surface indicating a very non-uniform etching process. A magnified image of a section of these diodes is given in Figure 8 . Top and bottom photographs of the PC board with the mechanically ground package attached and with the back silicon etched are displayed in Figure 9 . Another possible problem with this process is thermal stress during attachment of the thinned packages (approximately one-half their original thickness) to PC boards. The thermal stress could potentially cause cracking of the thinned substrates. This effect could be reduced by minimizing the temperature increase of the packages during soldering.
IV. TECHNIQUES WHEN DIE ARE AVAILABLE
In another approach, the backs of the packages were first milled and then back-side polished die were epoxy bonded to the milled packages as shown in Figure 10 . After that, the tops of the packages were filled with non-conducting epoxy and the back substrates were etched in XeF 2 . The front and back sides of the package were covered with kapton tape to protect gold traces to minimize gold contamination of the etch chamber. These packages were then mounted on PC boards, which also had holes milled out to expose the back surfaces of the devices. This approach avoided problems with cracking associated with the grinding process. There were no apparent deleterious effects of this approach on the electrical performance of ICs, consistent with previous work [5] .
In a third approach, a PC board was designed with a precut hole that exposes the backside of the die. The board was designed to be compatible with laser testing, heavy-ion broadbeam testing, and microbeam testing. Of course, the PC board also had to fit in the etch chamber as shown in Figure  11 . Die were directly attached to the PC boards, wire bonded, and then encapsulated with non-conductive plastic material. The back of the substrates were then etched in XeF 2 down to the buried oxide. The front and backsides of the PC boards were covered with kapton tape to protect gold traces and to Fig. 9 . The top photo shows a mechanically ground package attached to a PC board for testing. The bottom photo shows the back surface after grinding the package and substrate removal with XeF 2 . Fig. 10 . Photograph of a package with a milled hole and a die attached. Kapton tape is used to cover all regions of the package before the XeF 2 etch. Note that in this photograph the kapton tape that covered the gold package leads has already been removed. minimize gold contamination of the etch chamber. As a final step, electrical connectors can then be attached to the PC board. Figure 12 is a photograph of a finished PC board, with the inset showing the etched die from the backside. This process works very well when die are available. Fully functional, large area ICs can be etched in this manner.
V. APPLICATIONS
Removing the back substrate has proven to be extremely useful for backside SEE characterization using single-photon absorption (SPA) and two-photon absorption (TPA) laser techniques, and heavy-ion broadbeam characterizations of ICs [5] - [8] . For example, Figure 13 is a plot of the heavy-ion SEU cross section for Sandia 1-Mbit SRAMs irradiated from the front side with the substrate in place (standard SEU characterization) and irradiated from the backside with the substrate removed [7] . The SRAMs were irradiated at the Texas A&M University heavy-ion cyclotron (TAMU). Different devices, but from the same lot, were used for the front and backside irradiations. The same ions and energies were used for the front and backside irradiations. The irradiations were performed at ion energies from 9.6 to 11.1 MeV/u. The LET values in Figure 13 take into account the different overlayers in the beam for front versus backside irradiation. For clarity, data are plotted for only three of the eight blocks present in this SRAM. The highest LET examined with the substrate removed was ∼40 MeV-cm 2 /mg. At the higher cross sections where secondary ion effects are not important, there is good correlation for all three blocks. Thus, these data suggest that removing the back substrate does not have a significant impact on SEU cross section.
Another example where removing the back substrate can be beneficial is in laser SEU characterization. For top side exposures, the device overlayers can attenuate the laser beam for both SPA and TPA. This is especially a concern for highly-advanced ICs that are fabricated with many layers of metals and other opaque materials over the active die. This can severely reduce the versatility of laser characterization from the top side. SPA measurements can also be problematic from the backside due to laser beam attenuation in the back substrate. By removing the back substrate, both SPA and TPA laser measurements can be made from the backside. Figure 14 is a comparison of TPA SEU measurements on Sandia 1-Mbit SRAMs with and without the back substrate removed [7] . Plotted are the heavy-ion threshold LETs versus the square of the laser pulse energy threshold for six of the 64-kbit blocks with different feedback resistors that make up the 1-Mbit Sandia SRAM. The heavy-ion data were taken at Brookhaven National Laboratory's Tandem van de Graaff using top side irradiations. As shown in the figure, the square of laser pulse energy threshold varies linearly with the heavy-ion induced threshold LET. The line through the data points is the best fit to the data. (The fit was forced through the point PE = 0 at LET = 0.) For the SRAMs with the substrate, laser pulse energy threshold, PE, and heavy-ion threshold LET, LET, are related by
where PE is in units of nJ and LET is in units of MeV-cm 2 /mg. For the SRAMs without the substrate, PE and LET are related by
Although laser pulse energy threshold squared varies linearly with ion threshold LET for SRAMs both with and without the substrate, considerably higher TPA laser pulse energies are required to generate upsets in SRAMs with substrates than in SRAMs without substrates. Work is in progress to understand the mechanisms for charge collection with and without the back substrate [7] .
We have also started to characterize ICs with the back substrate removed using Sandia's focused ion microbeam [8] . Figure 15 is an example of a single-event upset map for a DFF chain taken using a 42-MeV Cu ion beam (LET ≈ 24 MeVcm 2 /mg) focused to a submicron spot size at Sandia's microbeam facility from the backside of the IC with the silicon subsrate removed. In this figure, the upset map from the microbeam is overlaid on the mask design image as viewed from the backside through the buried oxide. In the design image, metal 1 is shown in grey, polysilicon lines are shown in red, and the active silicon islands are outlined in white. Locations where upsets were observed are in yellow. A detailed description of the experimental setup and results can be found in [8] . For the energies available at this facility and for the overlayers used in this IC, the microbeam has limited usefulness for frontside irradiation because the ions do not have sufficient energy to penetrate the overlayers and to reach the device sensitive volumes. However, for backside characterization with the back substrate removed, the low energy of the ions is no longer an issue since the ions only have to penetrate a 200 nm oxide layer. In fact, the ion energy can be varied to readily vary the ion LET. In the past for frontside characterizations, the LET could only be changed by changing the ion species. Lowering the energy of the ion for frontside characterizations was not practical in many instances because the ion energy would be significantly attenuated by the device overlayers. Sensitive areas as determined by laser and microbeam measurements can now be compared without interference from device overlayers. It should be noted that there can be drawbacks to performing SEE characterizations from the backside. One of these is that for high-energy heavy-ion characterizations, the effects of the generation of high LET secondary particles by nuclear interactions between heavy ions and the high-Z materials in the device overlayers will be considerably less for backside irradiations than for frontside irradiations [11] , [12] . For instances where these nuclear interactions are deemed to be important, frontside irradiations should still be performed.
VI. SUMMARY SEE characterizations from the backside with the back substrate removed offer numerous advantages for laser, heavyion broadbeam and heavy-ion microbeam measurements. We have developed several techniques for removing the back substrates of SOI devices. Techniques for removing the back substrates of packaged die and for cases where devices are available in die form are described. There are a number of processing issues that must be addressed to successfully remove the back substrates without adversely affecting the electrical characteristics of the devices. We have illustrated the usefulness of the technique by performing the first single-event upset mapping of an IC from the backside using a focused ion microbeam.
